A timing driven RTL based design flow for multi-FPGA rapid prototyping systemsKlaus HarbichEsaurito4,3Avvisami
