Symbolic methods applied to formal verification and synthesis in embedded systems design158pagine6 ore di letturaAvvisami