Il libro è attualmente esaurito
Maggiori informazioni sul libro
Focusing on innovative logic designs, this work introduces two full adder cells that prioritize low power consumption and high speed through alternative internal structures. One design utilizes hybrid logic, while the other employs Gate Diffusion Input (GDI) to eliminate XOR/XNOR gates, enhancing efficiency. Both designs are tested with 180nm technology and demonstrate significant improvements in Power Delay Product (PDP), with simulations indicating an 80 percent advantage over traditional full adders. Comprehensive testing measures current and power supply performance.
Acquisto del libro
Performance Evaluation of Arithmetic Circuits Using GDI Full Adder, Kalaiyarasi M, R Saravanan, Prabhu P
- Lingua
- Pubblicato
- 2022
- product-detail.submit-box.info.binding
- (In brossura)
Ti avviseremo via email non appena lo rintracceremo.
Metodi di pagamento
Ancora nessuna valutazione.